无法从文档中提取型号,请重试

Update your browser

Your browser (Internet Explorer) is out of date.

Update your browser for more security, comfort and the best experience for this site.

ERJ-2RKF2002X

加入BOM

ERJ-2RKF2002X
已加入BOM:

Panasonic

暂无描述

市场均价:
-
市场总库存:
2,835,437
生命周期状态: -
技术详情
价格 & 库存
替代料

CAD 模型信息

模型信息提供方: Samacsys
  • Part Symbol
  • Footprint
  • 3D Model
可下载的格式
Altium Eagle OrCad PADS KiCad
下载 CAD 档案

从 Samacsys 下载 CAD 模型,即表示您同意我们的条款和隐私政策

参考设计

(6)
Generating AVS SmartReflex Core Voltage for K2E Using TPS544C25 and PMBus Reference Design
TIDEP0042: The K2E requires the use of AVS SmartReflex control for the CVDD core voltage. This design provides method of generating the proper voltage using software and the PMBus interface of the TPS544C25. The circuit can be implemented on the XEVMK2EX.
Dual-channel XAUI to SFI Reference Design for Systems with Two or More SFP+ Optical Ports
TIDA-00234: The TIDA-00234 XAUI to SFI reference design is intended for Enterprise and Service Provider Networking applications like Ethernet Switches and Routers that implement multiple 10G Ethernet compliant Optical (SFP+) ports. This reference design features the TLK10232 device which is the most compact Dual-channel XAUI-to-SFI Transceiver with the lowest power consumption in its category. This reference design allows access to the high-speed signals (up to 10Gbps) generated by the TLK10232 via SMA connectors or an SFP+ Module via the SFP+ optical module cage. Also, featured is the CDCM6208 device that can provide extremely low-jitter Clock input to the TLK10232 in customer systems that do not have one available (or does not meet the jitter requirement of the system).
DisplayPort Video 4:1 Aggregation Reference Design
TIDA-00309: This verified reference design is a complete four channel DisplayPort aggregation and de-aggregation solution. One TLK10022 is used to aggregate four synchronous DisplayPort (DP) sources together into one 10.8 Gbps serial link. The serial data is transferred via copper or optical fiber where a second TLK10022 is used to de-aggregate and seamlessly redisplay the original video content.
Synchronizing Multiple JESD204B ADCs for Emitter Position Location Reference Design
TIDA-00467: A common technique to estimate the position of emitters uses the amplitude and phase shift data of a signal derived from an array of spatially distributed sensors. For such systems, it is important to guarantee a deterministic phase relationship between the sensors to minimize errors in the actual measured data. This application design will discuss how multiple Analog to Digital Converters (ADCs) with a JESD204B interface can be synchronized so that the sampled data from the ADCs are phase aligned.
Generating AVS SmartReflex Core Voltage, PMBus for K2E Using TPS544C25 & LM10011 Reference Design
TIDEP0041: The K2E requires the use of AVS SmartReflex control for the CVDD core voltage. This design provides method of generating the proper voltage without the need for any software. The circuit is currently implemented on the XEVMK2EX.
Direct Down-Conversion System with I/Q Correction
TIDA-00078: The I/Q Correction block implemented in the Field Programmable Gate Array (FPGA) of the TSW6011EVM helps users to adopt a direct down conversion receiver architecture in a wireless system. The I/Q correction block consists of a single-tap blind algorithm, which corrects the frequency-independent I/Q imbalance in a complex zero-IF receiver system. Along with the I/Q correction block, the FPGA includes a digital gain block, a digital power-measurement block, x2 of interpolation block, an I/Q offset correction block, and a quadrature mixing block.
显示更多价格 & 库存吗?

市场价格分析

没有可用的数据

分销商库存

市场总库存
2,835,437
显示更多替代料吗?
新建BOM