文档下载
5025数据表
参考设计(3)
Single Supply Analog Input Module Reference Design with 16-Bit, 8-Channel ADC for PLC
TIPD166: This design is for a 16-bit, 8-channel analog input module for industrial programmable logic controller (PLC) systems. The circuit is realized with an 8-channel, 16-bit, successive-approximation-register (SAR), analog-to-digital converter (ADC) with an integrated precision reference and analog front-end (AFE) circuit.
Three 12-Bit Data Acquisition Reference Designs Optimized for Low Power and Ultra-Small Form Factor
TIPD168: This Verified Precision Design details the design procedure, simulated results, and showcases the actual performance of a 12-bit discrete data acquisition block using the ADS7042, optimized for extremely low power, small form factor applications for the following three different optimizations: Optimization #1: 12 bit, 500ksps optimized for current monitoring, battery monitoring, electromyography (EMG), skin impedance, and wearable fitness Optimization #2: 12 bit, 1Msps optimized for hard disc drives, motor control, motor encoders, optical encoders, and optical modules Optimization #3: 12 bit, < 1ksps optimized for tilt, gyro, pressure, temperature, gas, chemical, blood glucose, low voltage (1.8V-3.3V, JESD8-7A), and DC sensor measurements
Phase Compensated 8-Ch Multiplexed Data Acquisition System for Power Automation Reference Design
TIPD167: This TI Verified Design provides the theory, component selection, TINA-TI simulations, Verification & Measurement Performance, Altium Schematics, PCB Layout for a Phase Compensated 8-Ch Multiplexed Data Acquisition System for Power Automation. The design uses a 16-bit, 8-Channel, 500ksps SAR ADC, ADS8688 with integrated analog front-end circuit for ease of system hardware design. The design introduces the concept of phase and phase Compensation, compares the additional phase delay introduced between the input channels of a non-simultaneous sampling ADC with a simultaneous sampling ADC, and provides a optimal algorithm to compensate for the phase delay introduced in a non-simultaneous implementation. Measured results demonstrate how the phase compensation algorithm used in this design compensates for the additional phase delay introduced by a multiplexed ADC, resulting in an equivalent performing solution as compared to a simultaneous sampling ADC solution.
Newark
分销商编号：
84X7906
交货地:
港台地区
单价:
- 阶梯 人民币价格(含税) 美元价格
- 1+ - $152.4500
请输入数量：
-+
总计:
库存/包装：
246
/ Bulk
起订量：
1
递增量：
1
生产日期：
0
搜索更多的分销商结果
搜索
请输入完整或部分产品型号，最少 3 个字母或数字
