service@bom2buy.com (0512) 62988549

无法从文档中提取型号,请重试

Update your browser

Your browser (Internet Explorer) is out of date.

Update your browser for more security, comfort and the best experience for this site.

由于分销商数据更新频繁,当前型号可能有部分数据和上一个页面不一致,请以最新刷新的数据为准。
首页 > 电子元器件选型 > 二极管 > 整流二极管 > B540C-13-F 详情
更多产品参数
B540C-13-F

B540C-13-F
已加入BOM:

B540C-13-F
已加入 Default List -

Rectifier Diode,
制造商:
Diodes Incorporated
制造商型号:
B540C-13-F
符合标准:
未知
文档下载
B540C-13-F数据表
参考设计(7)
FPGA/ DDR2 Supply
PMP5712.1: The PMP5712.1 is the first block of a FPGA/DDR2 power supply. This block provide 5V @ 300mA, 1Amax from 8V…14V input voltage. An external 0…12V input enables the converter.
FPGA/ DDR2 Supply - PMP5712.2 - TI Tool Folder
PMP5712: This Buck converter accepts the 24V input from PMP5688.1 and supplies the digital part of the load in LED digital architectures.
FPGA/ DDR2 Supply
PMP5712.3: The third block (PMP5712.3) delivers also two outputs, 3.3V @ 2A and 1.2V @ 2A from the same 5V bus voltage. The sequencing is the same like the second block.
Power Supply for Sensitive Loads and Input Voltages Smaller, Equal or Bigger than the Output Voltage
PMP10070: This reference design is based on the ZETA topology for having very low output ripple. An input voltage between 8V and 16V generates an output voltage of 12V with a load of 1.5A.
FPGA/ DDR2 Supply
PMP5712.2: This Buck converter accepts the 24V input from PMP5688.1 and supplies the digital part of the load in LED digital architectures.
Synchronizing Multiple JESD204B ADCs for Emitter Position Location Reference Design
TIDA-00467: A common technique to estimate the position of emitters uses the amplitude and phase shift data of a signal derived from an array of spatially distributed sensors. For such systems, it is important to guarantee a deterministic phase relationship between the sensors to minimize errors in the actual measured data. This application design will discuss how multiple Analog to Digital Converters (ADCs) with a JESD204B interface can be synchronized so that the sampled data from the ADCs are phase aligned.
FPGA/ DDR2 Supply - PMP5712.3 - TI Tool Folder
PMP5712: The third block (PMP5712.3) delivers also two outputs, 3.3V @ 2A and 1.2V @ 2A from the same 5V bus voltage. The sequencing is the same like the second block.
TME
分销商编号:
B540C-13-F
交货地:
中国大陆
港台地区
单价:
  • 阶梯 人民币价格(含税) 美元价格
  • 1+ ¥3.5838 $0.4500
  • 5+ ¥3.2015 $0.4020
  • 10+ ¥2.9865 $0.3750
  • 25+ ¥2.7237 $0.3420
  • 100+ ¥2.3016 $0.2890
  • 150+ ¥2.1741 $0.2730
  • 500+ ¥1.8158 $0.2280
  • 1000+ ¥1.6007 $0.2010
  • 3000+ ¥1.2583 $0.1580
  • 6000+ ¥1.0592 $0.1330
更多价格
请输入数量:
-+
总计:
库存/包装:
6,097
起订量:
1
递增量:
1
搜索更多的分销商结果
搜索
请输入完整或部分产品型号,最少 3 个字母或数字
新建BOM