ACM7060-301-2PL中文资料_PDF数据手册

ACM7060-301-2PL

加入BOM

TDK

Data Line Filter, 2 Function(s), 50V, 5A, EIA STD PACKAGE SIZE 7060, SMD, 4 PIN

技术详情

价格 & 库存

详细参数

不含铅

符合

Active Unconfirmed

Compliant

EAR99

8504.50.80.00

9.32

0.01 Ω

DATA LINE FILTER

3.5 mm

10 MΩ

7 mm

SURFACE MOUNT

85 °C

-25 °C

225 OHM Ω

TAPE AND REEL

5 A

50 V

6 mm

CAD 模型信息

模型信息提供方: Samacsys

Part Symbol
Footprint
3D Model

可下载的格式

Allegro

Altium

Cadence

CADSTAR

Circuit Studio

CR-5000

CR-8000

DesignSpark

DesignSpark PCB PRO

DipTrace

xDX Designer

Eagle

EasyEDA

Easy-PC

eCADSTAR

KiCad

Mentor

OrCAD

PADS

Proteus

Pulsonix

Quadcept

SOLIDWORKS PCB

TARGET 3001!

Zuken

下载 CAD 档案

从 Samacsys 下载 CAD 模型，即表示您同意我们的条款和隐私政策

参考设计

(3)

RF Sampling 4-GSPS ADC Reference Design with 8-GHz DC-Coupled Differential Amplifier

TIDA-00431: Wideband radio frequency (RF) receivers allow greatly increased flexibility in radio designs. The wide instantaneous bandwidth allows flexible tuning without changing hardware and the ability to capture multiple channels at widely separated frequencies. This reference design describes a wideband RF receiver utilizing a 4-GSPS analog-to-digital converter (ADC), with an 8-GHz, DC-coupled, fully differential amplifier front end. The amplifier front end provides signal gain and allows capture of signals down to DC, which is not possible with a balun-coupled input.

Synchronization of JESD204B Giga-Sample ADCs using Xilinx Platform for Phased Array Radar Systems

TIDA-00432: This system level design shows how two ADC12J4000 evaluation modules (EVMs) can be synchronized together using a Xilinx VC707 platform. The design document describes the required hardware modifications and device configurations, including the clocking scheme. Example configuration files are shown for each EVM. The FPGA firmware is described and the relevant Xilinx IP block configuration parameters are shown. Data taken on the actual hardware is shown and analyzed, showing synchronization within 50 ps without characterized cables or calibrated propagation delays.

Clocking Solution Reference Design for GSPS ADCs

TIDA-00359: Low cost, high performance clocking solution for GSPS data converters. This reference design discusses the use of a TRF3765, a low noise frequency synthesizer, generating the sampling clock for a 4 GSPS analog-to-digital converter (ADC12J4000). Experiments demonstrate data sheet comparable SNR and SFDR performance.

< / 共 3 个参考设计 >

显示更多价格 & 库存吗?

苏公网安备 32059002001042号

联系我们

美国总部

61 South Fair Oaks Avenue, Suite 200

Pasadena, CA 91105, USA

苏州总部

苏州工业园区月亮湾路 15 号中新大厦 4406-4411

江苏省苏州市, 215021

邮箱：service@bom2buy.com

电话：(0512) 62988549

ACM7060-301-2PL

详细参数

CAD 模型信息

Part Symbol

Footprint

3D Model

可下载的格式

参考设计

价格走势

库存走势

站内导航

友情链接

联系我们

美国总部

苏州总部

创建 BOM

确认BOM数据

上传失败

正在上传

登录

ACM7060-301-2PL

详细参数

CAD 模型信息

Part Symbol

Footprint

3D Model

可下载的格式

参考设计

价格走势

库存走势

完善邮箱信息

系统提示

站内导航

友情链接

联系我们

美国总部

苏州总部